

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/689,981	10/20/2003	Beom-jun Jin	5649-1135	8976
	7590 04/02/2007 L SIBLEY & SAJOVEC		5649-1135 8976 EXAMINER FENTY, JESSE A	IINER
PO BOX 37428	3		FENTY, JESSE A	
RALEIGH, NC	27627	·	ART UNIT PAPER NUMBER	PAPER NUMBER
			2815	
		-		
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	MAIL DATE .	DELIVERY MODE	
3 MO	NTHS	04/02/2007	PAI	PER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

			<i>'H</i>			
	Application No.	Applicant(s)	,			
	10/689,981	JIN, BEOM-JUN				
Office Action Summary	Examiner	Art Unit				
	Jesse A. Fenty	2815				
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet w	ith the correspondence address				
A SHORTENED STATUTORY PERIOD FOR REP WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory perions after the reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the main earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNIATION 1.136(a). In no event, however, may a conduct of will apply and will expire SIX (6) MO ute, cause the application to become A	CATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 16	January 2007.					
2a)⊠ This action is FINAL . 2b)☐ Th						
3) Since this application is in condition for allow	vance except for formal mat	ters, prosecution as to the merits is				
closed in accordance with the practice under	r <i>Ex parte Quayle</i> , 1935 C.I). 11, 453 O.G. 213.				
Disposition of Claims			•			
4) Claim(s) 1-7,10 and 11 is/are pending in the	application.					
4a) Of the above claim(s) is/are withdo	rawn from consideration.					
5) Claim(s) is/are allowed.						
6) Claim(s) <u>1-7, 10, 11</u> is/are rejected.						
7) Claim(s) is/are objected to.	.,					
8) Claim(s) are subject to restriction and	l/or election requirement.					
Application Papers						
9)☐ The specification is objected to by the Exami	ner.					
10) The drawing(s) filed on is/are: a) a	ccepted or b) objected to	by the Examiner.	•			
Applicant may not request that any objection to the	= ' '					
Replacement drawing sheet(s) including the corre						
11) The oath or declaration is objected to by the	Examiner. Note the attache	d Office Action or form P1O-152.				
Priority under 35 U.S.C. § 119						
12) ☐ Acknowledgment is made of a claim for foreignal ☐ All b) ☐ Some * c) ☐ None of:	gn priority under 35 U.S.C.	§.119(a)-(d) or (f).				
. 1. Certified copies of the priority docume	ents have been received.					
2. Certified copies of the priority docume						
3. Copies of the certified copies of the pr		received in this National Stage				
application from the International Bure	•	A management				
* See the attached detailed Office action for a li	ist of the certified copies no	receivea.				
Attachment(s)	_					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) 		Summary (PTO-413) (s)/Mail Date				
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date		Informal Patent Application				

Art Unit: 2815

DETAILED ACTION

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 7 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In re claim 7, the limitations, "wherein the first spacer extends along the side wall to contact the contact pad" and "wherein the first spacer does not contact the contact pad" are contradictory and render the claim unintelligible.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1 – 6, 8 and 9 are rejected under 35 U.S.C. 102(e) as being anticipated by Yokoyama (U.S. Patent No. 6,703,715 B2).

In re claim 1, Yokoyama (e.g., Figs. 2C, 3B, 5) discloses an integrated circuit device, comprising:

a conductive contact (32) in a hole in an interlevel dielectric layer,

a first spacer (40/26) having a first dielectric constant on a side wall of the conductive contact; and

a second spacer (38/24) having a second dielectric constant that is less than the first dielectric constant located between the first spacer and the side wall of the conductive contact (column 7, lines 6 - 9).

In re claim 2, Yokoyama discloses the device of claim 1, wherein the first spacer comprises silicon oxide¹ and the second spacer comprises silicon nitride.

In re claim 3, Yokoyama discloses the device of claim 1, wherein the thickness of the first spacer (40/26) is in a range of 1nm to 30nm (column 7, lines 60 - 64).

In re claim 4, Yokoyama discloses the device of claim 1, wherein the thickness of the second spacer (38/24) is in a range between 1nm to 20nm (column 7, lines 60 – 61).

In re claim 5, Yokoyama discloses the device of claim 1, further comprising:
a conductive line (14) in the interlevel dielectric layer adjacent the first spacer
opposite the conductive contact.

In re claim 6, as best understood, Yokoyama discloses the device of claim 1, further comprising:

¹ Interpreting the claim broadly, silicon oxynitride (SiON) is comprised of silicon oxide.

Art Unit: 2815

a contact pad (20a) in a substrate, wherein the conductive plug/contact (32) contacts the contact pad.

In re claim 8, Yokoyama (e.g., Figs. 2C, 3B, 5) disclose an integrated circuit device, comprising:

a substrate (10);

Application/Control Number: 10/689,981

a first interlevel dielectric layer (34b) which is formed on the substrate, wherein contact holes are formed in the first interlevel dielectric layer;

first contact spacers (40/26) which are formed along the side walls of the first interlevel dielectric layer which is exposed via the contact holes, the first contact spacers being formed of silicon oxide;

second contact spacers (38/28) which are formed of silicon nitride and formed on the first spacer; and

contact plugs (32) which are formed between the second contract spacers.

In re claim 9, Yokoyama discloses the device of claim 8, wherein between the substrate and the first interlevel dielectric layer, further comprising:

a second interlevel dielectric (34a) which is formed on the substrate; and contact pads (36) which are formed in the second interlevel dielectric layer and electrically connected to the contact plugs.

Application/Control Number: 10/689,981

Art Unit: 2815

Claims 1 - 3, 6, and 8 - 11 are rejected under 35 U.S.C. 102(e) as being anticipated by Park et al.

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filling date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

In re claim 10, Park et al. (e.g., Fig. 7) discloses an integrated circuit device, comprising:

an integrated circuit substrate (1) in which source/drain regions (6s') are formed; a first interlevel dielectric layer (12a) which is formed on the integrated circuit substrate;

gate line patterns (22) which are formed in the first interlevel dielectric layer; contact pads (10a) which are present between adjacent gate line patterns in the first interlevel dielectric layer and electrically connected to the source/drain regions;

a second interlevel dielectric layer (26a) which is formed on the first interlevel dielectric layer, wherein contact holes, through which the contact pads are exposed, are formed in the second interlevel dielectric layer;

first contact spacers (34) which are formed along the side walls of the second interlevel dielectric layer which is exposed via the contact holes, the first contact spacers being formed of silicon dioxide;

Art Unit: 2815

second contact spacers (36) which are formed of silicon nitride and formed on the first contact spacers; and

contact plugs (38) which are present in the contact holes between the second dielectric spacers.

In re claim 11, Park et al. (e.g., Fig. 1) discloses the device of claim 11, wherein the second interlevel dielectric layer further comprises:

bit line contact plugs which are electrically connected to some of the contact pads; and

bit line patterns which are formed on the bit line contact plugs and electrically connected to eh bit line contact plugs;

wherein the other contact pads, which are not electrically connected to the bit line contact plugs, are exposed through the contact holes.

While not shown in the drawings, such disclosure can be found (column 4, lines 14 – 19; column 4, lines 57 – 61; column 5, lines 6 – 19; column 5, lines 20 – 32; etc.)

Response to Arguments

Applicant's arguments filed 01/16/07 have been fully considered but they are not persuasive.

35 USC 102(e) rejection over Yokoyama

a) Applicant argues the interpretation of the word "spacer," for the insulation layer (26). Examiner contends that "spacer" is not given a special meaning, obviating the interpretation of Yokoyama's layer (26). As is well known in this art, a "spacer" layers is generally any insulation layer adjacent a gate electrode, or used as a double or triple insulation layer in that effect. However, such layer need not be adjacent a gate electrode. Spacer layers are generally any insulation layer astride any other identifiable structure. Also, one skilled in the art should recognize several spacers layers that are not insulating. In effect, the term "spacer" is very broad, and more than encompasses the layer (26) of Yokoyama relied upon by the examiner.

35 USC 102(e) rejection over Park

a) Similarly, applicant argues that the layer (24) of Park does not constitute a spacer layer, but rather is a barrier layer. However, as described above, the definition of a spacer layer is very broad, and can be interpreted to mean any layer, insulating or otherwise, that takes up space between two opposing structures. Those structures may be solid structures like a gate electrode, or may be thin structures like another insulating layer. Here, even though the layer (24) of Park is thin, it is still taking up space between

the layer (34) and the plug (38), and thus may be considered a "spacer" between those two layers.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jesse A. Fenty whose telephone number is 571-272-1729. The examiner can normally be reached on M-F 5/4.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ken Parker can be reached on 571-272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/689,981 Page 9

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Jesse A. Fenty AU 2815

PRIMARY EXAMINER